close
Warning:
Can't synchronize with repository "(default)" (/common/SVN/crkit does not appear to be a Subversion repository.). Look in the Trac log for more information.
- Timestamp:
-
Jun 15, 2010, 8:13:04 PM (14 years ago)
- Author:
-
khanhle
- Comment:
-
--
Legend:
- Unmodified
- Added
- Removed
- Modified
-
v3
|
v4
|
|
10 | 10 | |
11 | 11 | The register maps associated with the control plane handle all Board related controls e.g. RF SPI, general purpose |
12 | | IOs, LEDs and so forth. Whereas, data plane centric register maps are maintained within the Tx and Rx data planes. |
13 | | Within each dataplane, we have an option of having a dataplane top level register map, and/or an application specific |
14 | | register map. Usually, the top level register map are shared among multiple applications, whereas application |
15 | | specific register maps are only designed for a particular application. |
| 12 | IOs, LEDs and so forth. Whereas, data plane centric register maps are maintained within the Tx and Rx Application modules. |
| 13 | Within the APP module, we have an option of having a top level RMAP, and/or an application specific RMAP. Usually, the top |
| 14 | level RMAP is shared among multiple applications, whereas application specific RMAPs are only designed for a particular application. |
16 | 15 | |
17 | 16 | __Figure 1 - R3 architecture overview__ |
… |
… |
|
19 | 18 | [[Image(r3_arch.jpg, 1200px)]] |
20 | 19 | [[BR]][[BR]] |
| 20 | |
| 21 | R3 architecture consists of following modules : |
| 22 | |
| 23 | '''Ethernet Port''' - Ethernet framing function, |
| 24 | '''Packet Processor''' - |
| 25 | '''App''' - |
| 26 | '''RF Port''' - |
| 27 | '''Control Plane''' - |
| 28 | '''Timing Control''' - |
| 29 | |
21 | 30 | From Host, we can control the hardware (RMAP read/write operations) by sending RMAP ethernet frame messages. The Tx Command Generator forwards RMAP specific frames to RMAP Processor, whereas data specific frames are routed to the Tx Memory Controller. The RMAP frames are then parsed by the RMAP processor, where a register map read/write operation can be initiated. |
22 | 31 | |