close Warning: Can't synchronize with repository "(default)" (/common/SVN/crkit does not appear to be a Subversion repository.). Look in the Trac log for more information.

Changes between Version 12 and Version 13 of crkit/Software/Firmware/Framework/tutorial/build/framework


Ignore:
Timestamp:
Nov 17, 2010, 6:40:23 PM (12 years ago)
Author:
khanhle
Comment:

--

Legend:

Unmodified
Added
Removed
Modified
  • crkit/Software/Firmware/Framework/tutorial/build/framework

    v12 v13  
    1212[[BR]][[BR]]
    1313
    14  3. You have the option to re-synthesize the framework. Note the application module e.g. app_sub.ngc is not synthesized at this stage, this has been done within MATLAB/Simulink. To synthesize the framework, right-click on '''Synthesize - XST''' in processes window, and select run or re-run. This step can be skipped if you already have synthesize the framework at an earlier stage, hence save some build time.  [[BR]][[BR]]
     14 3. You have the option to re-synthesize the framework. Note the application module e.g. app_sub.ngc is not synthesized at this stage, this has been done within MATLAB/Simulink. To synthesize the framework, right-click on '''Synthesize - XST''' in processes window, and select run or re-run. This step can be skipped if you already have synthesized the framework at an earlier stage, hence save some build time.  [[BR]][[BR]]
    1515 4. Proceed with the place/route stage. Right-click on '''Implement Design''' in processes window, and select run or re-run. Once this step is completed succesfully, you should see '''All Signals Completely Routed''' and '''All Constraints Met''' under the project status as shown in Figure 2. [[BR]][[BR]]
    1616
     
    2020[[BR]][[BR]]
    2121
    22  5. Generate bit file. Right-click on 'Generate Programming File' in processes window, and select run or re-run. Once this step is done, the bit file is available at d:\hw\cr_build\cr_r3_sim\'''cr_top.bit''' .
     22 5. Generate bit file. Right-click on 'Generate Programming File' in processes window, and select run or re-run. Once this step is done, the bit file is available at d:\hw\cr_build\cr_r3_sim\'''cr_top.bit''' . [[BR]]
     23
     24 6. Use Xilinx Impact tool to download the bit file onto the FPGA. [[BR]]
     25
     26 7. FPGA is ready to transmit/receive Ehernet packets to/from host.
     27
     28
    2329